Modelsim do脚本文件简单范例
2016-06-25 22:05
260 查看
vlog -work Top_work F_V_tb.v F_S.v
vlib Top_workvmap work Top_work
vlog FIFO.v FSMC.v TOP_Design.v TOP_Designtb.v
vsim -gui -novopt Top_work.TOP_Design_vlg_tst
add wave -r /*
add wave sim:/TOP_Design_vlg_tst/*add wave -position end /TOP_Design_vlg_tst/i1/FIFO_Master/rd
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/wr
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/fifo_in
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/fifo_out
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/fifo_full
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/fifo_empty
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/counter
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/write_ptr
add wave -position insertpoint /TOP_Design_vlg_tst/i1/FIFO_Master/read_ptr
add wave -position insertpoint /TOP_Design_vlg_tst/i1/Fsmc/current_state
add wave -position insertpoint /TOP_Design_vlg_tst/i1/Fsmc/next_state
run -all
内容来自用户分享和网络整理，不保证内容的准确性，如有侵权内容，可联系管理员处理 
相关文章推荐
- Verilog文件格式范例
- [Verilog]个人.v文件书写规范
- Verilog HDL语言不全面但基本入门够用介绍
- Verilog $Scannf 使用小结
- modelsim仿真波形理解
- 用Modelsim SE 10.1a进行仿真的大致步骤
- 用Modelsim SE 10.1a进行仿真的大致步骤
- 关于Error: Can't compile duplicate declarations of entity "**" into library "work"的错误
- ISE中将Verilog封装为IPcore
- (筆記) 如何設計邊緣檢測電路? (SOC) (Verilog)
- Verilog笔记
- Verilog 有符号数无符号数混用
- VERILOG实现四位七段数码管显示
- Partitioning for Synthesis
- Veriog_Notes_Chapter 1
- Veriog_Notes_Chapter 2
- Veriog_Notes_Chapter 4
- Veriog_Notes_Chapter 6
- Veriog_Notes_Chapter 3
- Veriog_Notes_Chapter 5